Logic Component ![code/modules/wiremod/components/math/logic.dm 10](git.png)
General logic unit with AND OR capabilities
Vars | |
comparison_ports | Ports to do comparisons with |
---|
Var Details
comparison_ports ![code/modules/wiremod/components/math/logic.dm 18](git.png)
Ports to do comparisons with
General logic unit with AND OR capabilities
Vars | |
comparison_ports | Ports to do comparisons with |
---|
Ports to do comparisons with